

AD-A262 817



DTIC
ELECTE
MAR 18 1993
S C D


APPLIED RESEARCH, INC.

CAMMS PRE & POST PROCESSING
PROTOTYPE DEVELOPMENT
AND IMPLEMENTATION

Contract Number:
DAAH01-89-D-0069/0169
Subcontract Task 021
Final Technical Report

6700 ODYSSEY DR
P.O. BOX 11220
HUNTSVILLE, ALABAMA 35814-1220

Approved for Public Release
Distribution unlimited



Applied Research Inc.



ARI/92/R-034Z

Accession For	
NTIS CRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution/	
Availability Codes	
Dist	Availability Codes
A-1	Special

**CAMMS PRE & POST PROCESSING
PROTOTYPE DEVELOPMENT
AND IMPLEMENTATION**

**Contract Number:
DAAH01-89-D-0069/0169
Subcontract Task 021
Final Technical Report**

**Submitted To:
U.S. Army Missile Command-UAV
ATTN: Dr. Richard Sims, AMSMI-RD-AS-SS
Redstone Arsenal, AL 35898**

**Prepared by:
Applied Research, Inc.
P. O. Box 11220
Huntsville, AL 35814-1220
(205) 922-8600**

September 30, 1992

93-05556



REPORT DOCUMENTATION PAGE

Form Approved
OMB No 0704-0188
Exp Date Jun 30 1986

1a REPORT SECURITY CLASSIFICATION Unclassified			1b RESTRICTIVE MARKINGS		
2a SECURITY CLASSIFICATION AUTHORITY			3 DISTRIBUTION / AVAILABILITY OF REPORT		
2b DECLASSIFICATION / DOWNGRADING SCHEDULE					
4 PERFORMING ORGANIZATION REPORT NUMBER(S)			5 MONITORING ORGANIZATION REPORT NUMBER(S) DI-SC-89-012, Task Order 21		
6a NAME OF PERFORMING ORGANIZATION Applied Research, Inc.	6b OFFICE SYMBOL (if applicable) ARI	7a NAME OF MONITORING ORGANIZATION U.S. Army Missile Command (MCOM)			
6c ADDRESS (City, State, and ZIP Code) 6700 Odyssey Drive Huntsville, AL 35806		7b ADDRESS (City, State, and ZIP Code)			
8a NAME OF FUNDING / SPONSORING ORGANIZATION U.S. Army Missile Command	8b OFFICE SYMBOL (if applicable) AMSMI	9 PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER			
8c ADDRESS (City, State, and ZIP Code) ATTN: Dr. Richard Sims - AMSMI-10-AS-SS		10 SOURCE OF FUNDING NUMBERS			
		PROGRAM ELEMENT NO	PROJECT NO	TASK NO	WORK UNIT ACCESSION NO
11 TITLE (Include Security Classification) CAMMS Pre & Post Processing Prototype Development and Implementation					
12 PERSONAL AUTHOR(S) G. Cantrell, R. Crump, A. Davis, M. Hose					
13a TYPE OF REPORT Final Report	13b TIME COVERED FROM 2/92 TO 9/92	14 DATE OF REPORT (Year, Month, Day)		15 PAGE COUNT	
16 SUPPLEMENTARY NOTATION					
17 COSATI CODES			18 SUBJECT TERMS (Continue on reverse if necessary and identify by block number)		
FIELD	GROUP	SUB-GROUP			
19 ABSTRACT (Continue on reverse if necessary and identify by block number) This final report describes the support provided by ARI to Dr. Richard Sims to help redesign the video A/D system for the CAMMS program. Included in the redesign is the capability to convolve two kernels up to 7x7 size across the input image, the ability to use EE PROMS for the target filter and to post process the output correlation surface.					
20 DISTRIBUTION / AVAILABILITY OF ABSTRACT <input checked="" type="checkbox"/> UNCLASSIFIED/UNLIMITED <input type="checkbox"/> SAME AS RPT <input type="checkbox"/> DTIC USERS			21 ABSTRACT SECURITY CLASSIFICATION		
22a NAME OF RESPONSIBLE INDIVIDUAL Roger L. Crump			22b TELEPHONE (Include Area Code) (205) 922-8600 x1042	22c OFFICE SYMBOL ARI	

TABLE OF CONTENTS

<u>SECTION NO.</u>	<u>PAGE NO.</u>
1.0 INTRODUCTION	1
2.0 PRE-PROCESSING OVERVIEW	2
3.0 POST-PROCESSING	5
4.0 STATUS	7

Appendix A	Preprocessor IBM/AT Electrical Schematics
Appendix B	Preprocessor Layout

LIST OF FIGURES

<u>FIGURE NO.</u>	<u>PAGE NO.</u>
3.0-1 Computation of Mean and Standard Deviation	6

1.0 INTRODUCTION

The current CAMMS Automatic Target Recognition(ATR) hardware contains a video A/D front end, a correlation engine and a microprocessor to post process the resulting correlation surface. This "minimal" configuration has been judged to be suitable for initial tests, however it is desired to be able to improve upon this configuration for later tests and analysis against more tactical targets.

Dr. Richard Sims has provided for ARI a description of the desired pre-processing prior to input to the correlation hardware and the post-processing desired after generation of the correlation surface. ARI has used this information to generate a preliminary design of the pre- and post-processing hardware. The initial implementation of this design is desired to be on an AT compatible prototype board and ARI has also supported the layout, prototyping and some fabrication of the desired circuits.

2.0 PRE-PROCESSING OVERVIEW

The preliminary design for the IBM/AT version pre-processor is detailed in the six pages of schematics in Appendix A. The intent of the IBM/AT version of electronics is to allow the user to capture RS170 images under computer control and access the preprocessed (convolved) results for analysis, evaluation and correlation reference filter synthesis. An example layout is shown in Appendix B.

The design processes the following features:

- a) differential RS170 video input buffering.
- b) sync and blanking generating phased to input video horizontal sync.
- c) separate analog and digital grounds.
- d) dual 8-bit video signal digitization.
- e) real-time histogram computation.
- f) microcontroller video "gain" control.
- g) dual 7x7 pixel convolution with 8 bit convolution coefficients.
- h) *real-time modulus computation of convolver results.*
- i) telemetry video output of digitized video signal.

The processing of the RS170 analog video signal is depicted on page 1 of the schematics. U1 is used to differentially receive the analog video signal with a 75Ω input impedance. Components U2, U2, U8 and U13 perform the basic functions of extracting timing information from the input RS170 video. These functions include write pulse generation (WE), sync extraction (U8), pixel clock generation (U13), and pixel clock buffering and clock distribution (U15 and U16). Components U15 and U16 each show only one output being produced, PIXCLK and PIXCLK*. A total of ten outputs for each signal are available for satisfying the clock distribution requirements of this particular board. It is recommended that the exact number of outputs required of U15 and U16 be determined and defined in the prototype stage of development. Component U8 produces a 6.5 MHz pixel clock that is phased to the signal, CLAMP*, produced from the sync extraction chip, U8.

Component U10 provides the A/D processing required of the histogram chip, U11. Component U10 converts an RS170 signal to an 8-bit unsigned digital format. DC restoration occurs when the signal, CLAMPREG, is asserted. The A/D convertor will convert the DC restored signal spanning the voltage range of REFHI to REFLO. The signals REFHI and REFLO are to be held constant over the operating time of the preprocessor. Component U11 implements a real-time histogram function. The buffered results of U11 are accessible to the on-board micro-controller (U51).

Component, U9, converts the input RS170 video to digital format. Voltage references VREFHI and VREFLO are produced by the micro controller circuitry in a dynamic fashion to produce the variable "gain" feature of the design. The intent of the logic is to tailor the dynamic range of the 8-bit data bus, DVID, to the dynamic range of the input video signal. The data bus, DVID, is further input to the convolvers at U19, U26, U21 and U22.

The horizontal and vertical convolution functions are described on pages 2 and 3 of the electrical schematics. The horizontal convolution is implemented by U19 and U20. Component U19 produces the eight lines of delay required of the convolver at U20. The eight lines of delay are generated inside the component using 8-bit shift registers configured to produce delays of 256 pixels per line. The delay line chip at U19 is required to be initialized by the micro controller. The component, U20 computes the real-time convolution of the data produced by component U19. The exact size of the convolution is determined when the micro controller preloads the convolution data. The device inherently implements an 8x8 pixel convolution. TO produce a 7x7 pixel convolution the coefficient registers in excess must be loaded with zeroes. The convolution output is produced as a 16-bit result on data bus DH.

The vertical convolution functions are depicted on page 3 of the schematics. The function and processing of the vertical convolution is the same as the horizontal convolution with the exception of the convolution coefficient values. The modulus computer (PDSP163301) computes the modulus of the output of the intermediate RAM buffer.

Page 4 of the schematics details the IBM/AT interface. The component at U27 decodes the address signals SA16 - SA19 and LA17 -LA23 to generate the chip selects required to read the 256x256 16-bit result of the preprocessing. The preprocessing result can be either memory mapped or IO mapped. The modulus RAM at U30-U35 contains the 256x256 16-bit result.

The intermediate memory storage and buffering required to implement the design is depicted on page 5 of the schematics. The eight static RAM chips (CY7C191) implement an intermediate buffer between the horizontal and vertical convolution output and the modulus computation.

The micro controller circuitry is depicted on page 6 of the schematics is required to compute the dynamic digitization references VREFHI and VREFLO and the static references REFHI and REFLO for the dual A/D convertors on page 1 of the schematics. The D/A convertor at U54 converts the 8-bit digital word produced by the micro controller to an output voltage spanning 10V to 0V. The precision voltage reference at U52 produces a very precise 10V reference for the D/A convertor which will be stable under temperature. The micro controller at U51 is required for the following functions:

- a) Static voltage references REFHI and REFLO.
- b) Dynamic voltage references VREFHI and VREFLO.

- c) 8-bit delay line initialization at U19 and U20.
- d) Convolver coefficient loading and initialization at U20 and U21.

3.0 POST-PROCESSING

This section discusses the hardware necessary to calculate the mean and standard deviation (stdev) of the correlation output data. These computations will be made in real-time from the outputs of the barrel shifter.

The mean calculation involves summing the output values while the stdev involves summing the difference of the outputs and the mean. This often requires the mean calculation be completed before the stdev calculation can begin. However, if the sum of the outputs and the sum of the square of the outputs are calculated in parallel, they can be combined later to complete these calculations. This will allow the mean and stdev to be computed simultaneously with the stdev calculation completed with a few simple arithmetic operations. The square root operations will be performed by the DSP board.

The stdev equation can be manipulated, as shown below, and be expressed in terms of the sum of the outputs and the sum of the square of the outputs. This derivation shows that the stdev is computed by subtracting the square of the mean from the sum of the square of the outputs, divided by the number of outputs.

$$\begin{aligned}\sigma &= \sqrt{\frac{\sum_{i=1}^N (x_i - \bar{x})^2}{N}} \\ \sigma^2 &= \frac{1}{N} \sum (x_i - \bar{x})^2 \\ &= \frac{1}{N} \sum (x_i^2 - 2\bar{x} x_i + \bar{x}^2) \\ &= \frac{1}{N} \sum x_i^2 - \frac{2\bar{x}}{N} \sum x_i + \frac{\bar{x}^2}{N} \sum \\ &= \frac{1}{N} \sum x_i^2 - \frac{2\bar{x}}{N} \sum x_i + \frac{\bar{x}^2}{N} N \\ &= \frac{1}{N} \sum x_i^2 - 2\bar{x}\bar{x} + \bar{x}^2 \\ &= \frac{1}{N} \sum x_i^2 - 2\bar{x}^2 + \bar{x}^2 \\ &= \frac{1}{N} \sum x_i^2 - \bar{x}^2 \\ &= \frac{1}{N} \sum x_i^2 - \frac{\sum x_i}{N} \frac{\sum x_i}{N}\end{aligned}$$

These computations are accomplished in hardware using two Multiply Accumulators (MACs) as shown in Figure 3.0-1. The internal accumulators must be sufficiently large as to allow the summations to be performed without overflow. The MAC used to compute the sum of the outputs requires a 32-bit accumulator. The MAC used to sum the square of the outputs requires a 44-bit accumulator. This is shown with the following calculations. These calculations are based on 256x256/16-bit 2's complement outputs. Although the outputs should neither be all max positive or all max negative, hardware was chosen to accommodate these worst case conditions. Mean and stdev estimations could be performed with current CAMMS hardware.

Sum of the outputs:

$$256 \times 256 \times 32768 = 2^8 \times 2^8 \times 2^{15} = 2^{31}$$

$$256 \times 256 \times 32768 \times 32768 = 2^8 \times 2^8 \times 2^{15} \times 2^{15} = 2^{44}$$

A Cypress CY7C510 MAC is suggested for the first calculation. This part has a 35-bit accumulator and was previously used on the CAMMS A/D board for input image mean subtraction. Latching the upper 16-bits of the 32-bit output effectively performs a division by 256x256. This would immediately provide the mean value.

An LSI Logic L64032 MAC is suggested for the second calculation. This seems to be the only MAC available with an accumulator capable of storing the 44-bit results. This part has a 68-bit accumulator.

If the correlator input images are mean subtracted, then the output data should have zero mean. In this case only one MAC is needed and would compute the sum of the square of the outputs. However, a feature was added to the correlator hardware which clears all negative outputs. In this case, the mean output will be non-zero.




Figure 3.0-1 Computation of Mean and Standard Deviation


118-1022-002-dwd


4.0 STATUS


The schematics presented in this report will provide the means to initiate prototyping of the preprocessor. The firmware for the logic at U17, U18 U27, U56 and the PAL 20x10's on page 5 remain to be developed. Additionally the micro controller firmware for U51 must be further developed.






APPENDIX A
PREPROCESSOR IBM/AT ELECTRICAL
SCHEMATICS













MODULES
OUTPUT
CONNECTIONS






ACTIVE













ACTIVE

ACTIVE

1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 26

[illegible]

Date: September 22, 1992



[illegible]



Applied Research, Inc.
6720 Galesway Drive
Huntsville, AL 35896
Phone (205) 922-5400
FCC: Gerald Cantrell



Title
INTERMEDIATE BUFFER & MODERIS COMPUTATION

Size Document Number

B PAGES 50M

Date: September 22, 1992 Sheet 15 of 16





5700 Odyssey Drive
 Huntsville, AL 35896
 Phone 1205/ 922-8500
 POC: Gerald Cantrell

Title

MICRO CONTROLLER

Size Document Number

B


PAGE 6 SCH

REV

A

Date: September 22, 1992 Sheet 6 of 6

APPENDIX B
PREPROCESSOR LAYOUT



5.0"

10.0"

15.0"

